ذاكرة انتقالية L2 - traduction vers Anglais
Diclib.com
Dictionnaire ChatGPT
Entrez un mot ou une phrase dans n'importe quelle langue 👆
Langue:

Traduction et analyse de mots par intelligence artificielle ChatGPT

Sur cette page, vous pouvez obtenir une analyse détaillée d'un mot ou d'une phrase, réalisée à l'aide de la meilleure technologie d'intelligence artificielle à ce jour:

  • comment le mot est utilisé
  • fréquence d'utilisation
  • il est utilisé plus souvent dans le discours oral ou écrit
  • options de traduction de mots
  • exemples d'utilisation (plusieurs phrases avec traduction)
  • étymologie

ذاكرة انتقالية L2 - traduction vers Anglais

COHOMOLOGY THEORY FOR SMOOTH NON-COMPACT MANIFOLDS WITH RIEMANNIAN METRIC
Zucker conjecture; L2 cohomology; L2-Betti number; L2-cohomology

ذاكرة انتقالية L2      

L2 Cache

L2 Cache         
  • Cache hierarchy of the K8 core in the AMD Athlon 64 CPU.
  • Memory hierarchy of an AMD Bulldozer server
  • Austek]] A38202; to the right of the processor)
  • [[Motherboard]] of a [[NeXTcube]] computer (1990). At the lower edge of the image left from the middle, there is the CPU [[Motorola 68040]] operated at 25 [[MHz]] with two separate level 1 caches of 4 KiB each on the chip, one for the instructions and one for data. The board has no external L2 cache.
DYNAMICALLY MANAGED LOCAL MEMORY THAT MIRRORS MAIN MEMORY IN A MICROPROCESSOR TO REDUCE THE COST OF ACCESS
Level 1 cache; Level 2 cache; Cache line; CPU memory cache; Trace Caches; Trace caches; Cache block; Cache-line; L2 cache; L3 cache; L1 cache; CPU caches; CPU Cache; Data cache; Internal cache; Data Cache; First-level cache; L2-Cache; L1-Cache; Second-level cache; Secondary cache; Tag RAM; Direct mapped; Cpu cache; Instruction cache; L2 Cache; Cache flush; Motherboard cache; Discrete L2 cache; Level 3 cache; VIVT; VIPT; I cache; Processor cache; Internal and external cache; Multi-ported Cache; Smart Cache; CPU cache line; Copy-back; L4 cache; Micro-operation cache; Uop cache; Last level cache; Last Level Cache; Cache eviction; Exclusive CPU cache; Inclusive CPU cache; Exclusive cache; Inclusive cache; Multi-level cache; Multilevel cache; On-chip cache; Cache lines; Shared cache; Non-blocking cache; Branch target cache; Branch target instruction cache; SmartCache; Smart cache; L1d
ذاكرة انتقالية L2
ذاكرة الحاسوب         
  • تصغير
  • وحدات ذاكرة الوصول العشوائي. من الأعلى، من اليسار لليمين، DDR مع ناشر/موزع للحرارة، DDR2 بلا ناشر/موزع للحرارة، DDR لحاسوب محمول، DDR لحاسوب مكتبي، PC-100 لحاسوب محمول
بطاقة مكونة من خلايا تخزن بداخلها المعلومات التي تعرض على شاشة الحاسوب
أنواع الذاكرة; انواع الذاكرة; ذاكره (حاسوب); ذاكره الحاسب; ذاكرة الحاسب; ذاكرة الحاسوب; ذاكرة (حاسوب); Computer memory; Computer data storage; ذاكرة (حوسبة); ذاكرة الكمبيوتر

computer storage

Définition

second language
(second languages)
Someone's second language is a language which is not their native language but which they use at work or at school.
Lucy teaches English as a second language...
N-COUNT

Wikipédia

L² cohomology

In mathematics, L2 cohomology is a cohomology theory for smooth non-compact manifolds M with Riemannian metric. It is defined in the same way as de Rham cohomology except that one uses square-integrable differential forms. The notion of square-integrability makes sense because the metric on M gives rise to a norm on differential forms and a volume form.

L2 cohomology, which grew in part out of L2 d-bar estimates from the 1960s, was studied cohomologically, independently by Steven Zucker (1978) and Jeff Cheeger (1979). It is closely related to intersection cohomology; indeed, the results in the preceding cited works can be expressed in terms of intersection cohomology.

Another such result is the Zucker conjecture, which states that for a Hermitian locally symmetric variety the L2 cohomology is isomorphic to the intersection cohomology (with the middle perversity) of its Baily–Borel compactification (Zucker 1982). This was proved in different ways by Eduard Looijenga (1988) and by Leslie Saper and Mark Stern (1990).